Introduction
3D capacitors based on low cost anodic Ta 2 O 5 shows very good electrical properties with capacitance density of 10fF/μm 2 , leakage current less than 100nA/cm 2 at 10 V and breakdown voltage between 37 and 40 V; however, they have poor thermal stability beyond 250°C. We propose and demonstrate that an additional conformal 5 nm SiO 2 layer between Ta 2 O 5 and TaN top electrode improves the voltage/temperature linearity by a factor of 10, reduces the leakage degradation from 6 to 1 decade and allows stable breakdown voltage after 425 o C anneal. (Keywords: 3D capacitor, thermal stability, anodization, BEOL integration)
Background
Electronic systems such as mobile phones, low noise amplifiers (LAN), voltage controlled oscillators (VCO), and RF circuits in general include a large number of passive components. In order to meet the requirements of new technology markets, all these electronic devices are continuously advanced through performance improvements and cost/size-reduction. Small dimensions, better characteristics and higher reliability can be achieved through integrating passive devices directly in or above the silicon integrated circuit (IC). Due to low substrate coupling and series resistance, Metal Insulator Metal (MIM) capacitor is a component of choice for both analog and RF signals in integrated circuits for filtering or decoupling applications. However, the direct consequence MIM miniaturization is a decrease of overall capacitance. New MIM capacitor architectures are proposed in which the third dimension in the form of vias and trenches in substrate is used to increase the capacitance density [1] . In this approach, conformal insulator deposition is essential for good leakage behavior, breakdown voltage and voltage linearity. In a previous work, it was demonstrated that the use of a low cost anodic Ta 2 O 5 enables the integration of high performance 3D trench MIM capacitors on CMOS [2] . By anodizing conductive tantalum (or tantalum nitride) used as bottom electrode, a middle-k tantalum pentoxide (Ta 2 O 5 ) layer can be formed at room temperature. The main advantage of low temperature processing is its compatibility with post-processing of CMOS devices. This anodization process is suitable for BEOL, Above-IC or IPD substrate integration. However, as-deposited anodic Ta 2 O 5 layers display poor thermal stability above 250°C, limiting its interest especially for Cu-BEOL heterogeneous integration, in which the thermal budget may exceed 400°C. The main undesirable impact on capacitor properties is the large increase of leakage current density, as shown in Fig. 1 The measurement shows that the leakage degradation is linked to upper Insulator/Metal interface deterioration, due to oxygen diffusion from Ta 2 O 5 to top TaN electrode. The purpose of this work is to show that this problem can be solved by introducing an additional silicon dioxide buffer layer between Ta 2 O 5 and top electrode.
Experimental procedure
The is grown by anodizing a part of the Ta(N) bottom electrode. High quality SiO 2 was deposited on Applied Materials Producer SE platform, using a cycled Plasma Enhanced Chemical Vapor Deposition (PECVD) where in each cycle a few atomic layers of an oxide precursor is deposited and subsequentially oxidized in oxygen plasma. The same structure without silicon dioxide is also prepared as a reference with an identical insulator thickness (80nm Ta 2 O 5 ). More details about the capacitor process flow can be found elsewhere [2] . The insulator thicknesses were verified by TEM for SiO 2 /Ta 2 O 5 based capacitor (Fig. 3 ) and found to be close to target thicknesses at the top (Fig. 3.b) and bottom (Fig 3.c) of the trench. A b s t r a c t s o f t h e 2 0 1 1 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , N a g o y a , 2 0 1 1 , p p 7 7 1 -7 7 2 C -3 -1 Fig. 3 Cross-section SEM of a 3D MIM capacitor structure (a) and focus by TEM on the top (b) and bottom (c) of the 3D 2.7 μm pitch trench (SiO 2 /Ta 2 O 5 insulator). Fig. 3 shows that the density of the Ta 2 O 5 is not homogeneous and there is a gradient from top (denser) to bottom (less dense). The lower density phase corresponds to the consumed part of the Ta(N) bottom electrode during anodization process.
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Electrical results
An HP 4284A LCR meter was used to determine the capacitor values at 100 Hz and fA-resolution Agilent 4156C to measure leakage currents and breakdown voltages. Results with and without silicon dioxide are summarized in Table I where C d is the capacitance density, J the leakage current density, V bd the breakdown voltage, α the square voltage linearity coefficient and T cc the temperature linearity coefficient of the capacitor.
The addition of low-k SiO 2 (k = 3.9) in serial with middle-k Ta 2 O 5 (k = 23 [2] ) significantly reduces the capacitance density from 9.14 to 6.80 fF/μm². No significant changes were observed for leakage current density at 10 V and breakdown voltage with or without SiO 2 , which were around 5.10 -8 A/cm² and 39 V, respectively. However, much lower α (from 82 to 8 ppm/V²) and Tcc (from 733 to 85 ppm/°C) values indicate that the lower voltage and lower temperature dependences of the capacitance are achieved by a factor of 10 each through using silicon dioxide. Such SiO 2 /Ta 2 O 5 3D MIM capacitor constitutes a very desirable candidate for precision applications in which high linearity, breakdown voltage and low leakage current are required. However, to enable heterogeneous integration such as in Cu-BEOL, the capacitor must be stable up to 400-425°C. Thermal stability of Ta 2 O 5 and SiO 2 /Ta 2 O 5 3D MIM capacitors are compared from 250 to 425°C. In order not to oxidize the Al contacts the annealing is done under N 2 atmosphere. The capacitance density, the leakage current and the breakdown voltage are monitor as a function of annealing temperature. All the electrical measurements are done at room temperature and on the same test-structure (excepted for breakdown) such that any change linked to the thermal treatment is traced. The capacitance density remains around the value presented in Table 1 for each structure for different annealing temperatures. Degradation in leakage current density is observed as expected on Ta 2 O 5 capacitors on Fig 4, with a difference of 5 decades between 300 and 375°C, up to 6 decade at 425°C. On the contrary, only one decade degradation was monitored at 400°C for SiO 2 /Ta 2 O 5 structures. The same tendency was observed in Fig. 5 for breakdown voltage, in which a decrease from 39 to 25 V was observed on Ta 2 O 5 , whereas the values are much more stable with the additional silicon dioxide, from 38 to 36 V.
Conclusions
Improved thermal stability of 3D capacitor using thin SiO 2 layer between low cost anodic Ta 2 O 5 and TaN top electrode has been demonstrated, with a decrease of 5 decades in leakage current density compare with Ta 2 O 5 capacitor (from 10 -1 to 10 -6 A/cm²) and stable breakdown voltage up to 400-425°C annealing. In addition, voltage and thermal stability were increased by a factor ten.
